

BEST AVAILABLE COPY

Nonvolatile Semiconductor Memory Technology

*A Comprehensive Guide
to Understanding and Using
NVSM Devices*

Edited by

William D. Brown

Joe E. Brewer



IEEE
PRESS

IEEE Press Series on Microelectronic Systems
Stu Tewksbury, Series Editor

BEST AVAILABLE COPY

Nonvolatile Semiconductor Memory Technology

*A Comprehensive Guide
to Understanding and Using
NVSM Devices*

Edited by

William D. Brown
University of Arkansas

Joe E. Brewer
Northrop Grumman Corporation



**IEEE
PRESS**

IEEE Press Series on Microelectronic Systems
Stu Tewksbury, *Series Editor*

IEEE Solid-State Circuits Council, *Sponsor*

IEEE Components, Packaging, and Manufacturing
Technology Society, *Sponsor*

The Institute of Electrical and Electronics Engineers, Inc., New York

BEST AVAILABLE COPY

This book and other books may be purchased at a discount from the publisher when ordered in bulk quantities. Contact:

IEEE Press Marketing
Attn: Special Sales
445 Hoes Lane, P. O. Box 1331
Piscataway, NJ 08855-1331
Fax: (732) 981-9334

For more information on the IEEE Press,
visit the IEEE home page: <http://www.ieee.org/>

© 1998 by the Institute of Electrical and Electronics Engineers, Inc.,
3 Park Avenue, New York, NY 10016-5997

*All rights reserved. No part of this book may be reproduced in any form,
nor may it be stored in a retrieval system or transmitted in any form,
without written permission from the publisher.*

Printed in the United States of America

10 9 8 7 6 5 4 3

ISBN 0-7803-1173-6

IEEE Order Number: PC5644

Library of Congress Cataloging-in-Publication Data

Nonvolatile semiconductor memory technology : a comprehensive guide to
understanding and using NVSM devices / edited by W. D. Brown, Joe
E. Brewer.

p. cm. -- (IEEE Press series on microelectronic systems)

Includes bibliographical references and index.

ISBN 0-7803-1173-6 (cloth)

I. Semiconductor storage devices. I. Brown, W. D. (William D.).
(date) . II. Brewer, Joe (Joe E.) III. Series.

TK7895.M4N634 1997

621.39'732-dc21

97-19691

CIP

defined as the "0" or erased state and the "1" or written (programmed) state, as illustrated in Fig. 1.4.

From the basic theory of the MOS transistor, the threshold voltage is given by

$$V_{TH} = 2\phi_F + \phi_{ms} - \frac{Q_I}{C_I} - \frac{Q_D}{C_I} - \frac{Q_T}{\epsilon_I} d_I \quad (1.1)$$

where ϕ_{MS} = the work function difference between the gate and the bulk material

ϕ_F = the Fermipotential of the semiconductor at the surface

Q_I = the fixed charge at the silicon/insulator interface

Q_D = the charge in the silicon depletion layer

Q_T = the charge stored in the gate insulator at a distance d_I from the gate

C_I = the capacitance of the insulator layer

ϵ_I = the dielectric constant of the insulator

Thus, the threshold voltage shift, caused by the storage of the charge Q_T is given by

$$\Delta V_{TH} = -\frac{Q_T}{\epsilon_I} d_I \quad (1.2)$$

The information content of the device is detected by applying a gate voltage V_{read} with a value between the two possible threshold voltages. In one state, the transistor is conducting current, while, in the other, the transistor is cut off. When the power supply is interrupted, the charge should, of course, remain stored in the gate insulator in order to provide a nonvolatile device.

The storage of charges in the gate insulator of a MOSFET can be realized in two ways, which has led to the subdivision of nonvolatile semiconductor memory devices into two main classes.




Figure 1.4 Influence of charge in the gate dielectric on the threshold of a p-channel transistor.

The first class of devices is based on the storage of charge on a conducting or semiconducting layer that is completely surrounded by a dielectric, usually thermal oxide, as shown on Fig. 1.5a. Since this layer acts as a completely electrically isolated gate, this type of device is commonly referred to as a floating gate device [1.6, 1.7].

In the second class of devices, the charge is stored in discrete trapping centers of an appropriate dielectric layer. These devices are, therefore, usually referred to as charge-trapping devices. The most successful device in this category is the MNOS device (metal-nitride-oxide-semiconductor) structure [1.2, 1.8], in which the insulator consists of a silicon nitride layer on top of a very thin silicon oxide layer, as shown in Fig. 1.5b. Other possibilities, such as Al_2O_3 (MAOS) and Ta_2O_5 (MTOS) [1.9, 1.10], have never been successfully exploited.

Further details on the cell types, features, and new developments, as well as a comparison of these classes of nonvolatile memory cells, are given in Section 1.4.




Figure 1.5 Two classes of nonvolatile semiconductor memory devices: (a) floating gate devices; (b) charge-trapping devices (MNOS device).

1.1.2 Short Historical Review

The idea of using a floating gate device to obtain a nonvolatile memory device was suggested for the first time in 1967 by D. Kahng and S. M. Sze [1.1]. This was also the first time that the possibility of nonvolatile MOS memory devices was recognized.

The memory transistor that they proposed started from a basic MOS structure, where the gate structure is replaced by a layered structure of a thin oxide I_1 , a floating but conducting metal layer M_1 , a thick oxide I_2 , and an external metal gate M_2 , as shown in Fig. 1.6. This device is referred to as the MIMIS (metal-insulator-metal-insulator-semiconductor) cell. The first dielectric I_1 has to be extremely thin in order to obtain a sufficiently high electric field to allow tunneling of electrons toward the floating gate. These electrons are then "captured" in the conduction band of the floating gate M_1 , if the dielectric I_2 is thick enough to prevent discharging. When the gate voltage is removed, the field in I_1 is too small to allow